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Abstract - The implementation of current- 
feedback op-amps (CFB op-amps) relies on the use 
of a semiconductor process with complementary de- 
vice structures for class AB operation of the input and 
output stages. Thus, CMOS technology is an obvious 
candidate. However, commercial CFB opamps are all 
realized in bipolar processes. 
In this paper we identify some of the problems 
related to the application of CMOS technology to 
CFB op-amps. Problems caused by the low device 
transconductance and by the absence of matching be- 
tween P-channel and N-channel transistors are exam- 
ined, and circuit solutions providing improved input 
characteristics are presented. Also, problems related 
to the achievable output voltage swing are examined 
and circuits which may be used to achieve a near rail 
to rail output swing are proposed. 
It is concluded that mere translations of bipolar cir- 
cuit designs yield a rather poor performance compared 
to the bipolar designs, but CMOS has a potential for 
CFB op-amp design if more ingenious circuit configu- 
rations are applied. 
I. INTRODUCTION 
Almost all current-feedback operational amplifiers 
(CFB op-amps) presented in the literature or as com- 
mercial products have been realized in bipolar technology. 
However, with the preference for CMOS in mixed ana- 
log/digital systems the question arises whether CMOS is 
a viable technology for the implementation of CFB op- 
amps. When investigating this question a number of spe- 
cific problems are raised. The problems are related to 
the relatively high threshold voltage of MOS transistors 
compared to the normal level of supply voltage, the mis- 
match between N-channel and P-channel transistors, and 
the low value of gate transconductance. In this paper we 
shall review some of these problems and indicate design 
directions which may provide useful solutions to the prob- 
lems. 
circuits shown in fig. 1. The circuit of fig. l(a) uses a 
single stage complementary source follower as the input 
stage. Transistors M3 and M4 provide a biasing for the 
complementary source follower stage M1 and M2. The 
transimpedance stage is composed of the current mirrors 
M9, M11 and M10, M12, and M13-Ml6 form the output 
buffer. The basic characteristics obtained from this struc- 
ture are the transresistance RT and the inverting input 
resistance R, given by 
RT = (gds l l  -k SdslZ)-l 
Rz = (gm1 -k gm2 -k gmbsl -I- gmbs2 1-l 
(1) 
(2) 
and 
where gdsN,  g", and gmbsN denote the drain-source out- 
put conductance, the gate transconductance, and the bulk 
transconductance, respectively, of MOS transistor number 
N .  
Obviously, the use of single transistors as shown in fig. 
1 leads to  an unacceptably low value of RT. This problem 
can be solved by the use of cascoded current mirrors. The 
value of R, is fairly high, about one order of magnitude 
higher than for bipolar implementations operating at  a 
'VOUT 
11. BASIC CMOS IMPLEMENTATIONS 
The first natural approach taken to implement a CMOS 
CFB op-amp is to  translate well known bipolar configu- 
rations [I ,  21 into CMOS [3]. This leads to the two CMOS 
0-7803-1254-6/93$03.00  1993 IEEE 
( b )  
Fig. 1. Basic CMOS current-feedback op-amps. (a) Single 
stage complementary source follower input. (b) Source follower 
cascade input. 
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comparable level of quiescent current. This is unfortunate 
because the bandwidth of the CFB op-amp in a non- 
inverting feedback configuration with a feedback resistor 
RF from the output to  the inverting input is given by 
(3) 
where A,, is the closed loop gain and CT is the compensa- 
tion capacitor placed a t  the transimpedance node. With 
high values of closed loop gain, R, provides a serious lim- 
itation to  the bandwidth. This problem is considered in 
more detail in section 111. Another problem with the in- 
put stage of fig. l (a)  is a dc input error current to the 
non-inverting input. This is caused by a mismatch of the 
bias currents to  transistors M3 and M4. These two bias 
currents are derived from a single current source through 
the current mirrors M7, M5 and M8, M6. With a match- 
ing accuracy of about 1%, input error currents in the mi- 
croampere range can be expected for a bias current of 
some hundreds of microamperes. 
Finally, the configuration of fig. l (a)  has a rather lim- 
ited common mode range because of the source follower 
structures. The maximum output voltage swing achiev- 
able is from Vss + VTN to  VDD + VTP where the threshold 
voltages VTN and VTP for the N-channel and P-channel 
transistors, respectively, are subjected to  the maximum 
bulk effect, implying that they assume values in the range 
of f l V  to f2V.  This must be compared to the supply 
voltage VDD - Vss, normally in the range of 3V to 1OV. 
Especially for circuits designed to  operate off standard dig- 
ital supply voltage levels, this presents a significant prob- 
lem. In section IV we consider alternatives providing a 
larger output voltage swing. 
The circuit of fig. l(b) utilizes a complementary source 
follower cascade as the input stage. It has the same prop- 
erties as the circuit of fig. l (a)  with respect to & and 
R,. Compared to the circuit of fig. l (a)  two major differ- 
ences are noted: ( 2 )  The use of a complementary source 
follower cascade eliminates the dc input error currents to 
the non-inverting input, and (zi) both a gain error and 
an offset error between the non-inverting and the invert- 
ing input is introduced. The gain error is due to the bulk 
effect on the source follower transistors, causing the gain 
of each of the source followers to  be less than 1, typically 
in the range of 0.50 to 0.95. The offset error is caused by 
different threshold voltages for N-channel and P-channel 
transistors, respectively. It is typically some hundreds of 
mV. As the gain of the voltage follower input stage enters 
directly as a factor into the closed loop gain equations for 
the CFB op-amp, a gain different from 1 is clearly unac- 
ceptable for a general purpose CFB op-amp. Also, a large 
offset voltage between the non-inverting and the inverting 
input is unacceptable. Therefore, the configuration of fig. 
l(b) is not directly applicable but as we show in the next 
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section, elements of the implementation may be employed 
in an improved input stage configuration. 
111. INPUT STAGE DESIGN 
An input stage with a lower inverting input impedance 
can be obtained by using an op-amp with feedback to 
obtain the unity-gain operation from the non-inverting 
input to  the inverting input. Assuming an idealized op- 
amp model with an open loop output resistance of R,! and 
an open loop gain of A,? = 2?rGBW/s where G B W  is the 
unity-gain bandwidth of the op-amp we find an inverting 
input impedance of 
Roi 1 
Z, = s- 
27rGBW 1 + s/(Z?rGBW)' (4) 
It is noted that the input impedance is inductive at  
moderate frequencies with an equivalent inductance of 
L, = Ro1/(2aGRW). This may cause stability problems 
if the feedback impedance ZF from output to inverting in- 
put is small compared to  L,s. With a feedback impedance 
ZF from output to  inverting input and an impedance 2 s  
from inverting input to  ground we find a loop gain of 
where A,? = 1 + ZF/ZS. This gives the phase margin 
with w, given by 
Even with a purely resistive feedback network (ZF = RF,  
Zs = Rs) ,  we see that the term Ac,Zz(jum) causes a 
reduction of the phase margin. 
Another problem with the use of a feedback input buffer 
is the slew rate. One of the advantages of the CFB op- 
amp over standard voltage mode op-amps is its non-slew 
rate limited transient response. However, this requires a 
non-slew rate limited input buffer. This leaves only a few 
I J - r  
T 
Fig. 2. Conveyor based voltage mode op-amp. 
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Fig. 3. Improved CMOS current-feedback op-amp design with 
op-amp based unity-gain input buffer. 
implementation principles for an input buffer with feed- 
back. One is to  use another CFB op-amp with feedback 
as a unity-gain buffer [4]. Another is to utilize the cur- 
rent conveyor-based non-slew rate limited op-amp design 
shown in fig. 2 [5 ] .  The latter approach has some advan- 
tages: As the current conveyor gain from y to x may be 
different from 1 ,  and as there may be an offset from y to 
x (provided the two conveyors are identical), the conveyor 
shown in fig. l (b)  may be employed in the implementation 
of the op-amp of fig. 2. This provides the advantage of 
eliminating the non-inverting input error current. There 
is another advantage of using the op-amp structure shown 
in fig. 2 instead of a CFB op-amp for the input buffer de- 
sign: The circuit of fig. 2 has a feedback loop encompass- 
ing both of the conveyor y to x buffers, whereas the y to x 
buffer in a unity-gain amplifier based on a CFB op-amp 
is outside the feedback loop. Hence, the design based on 
the op-amp of fig. 2 can be expected to have better prop- 
erties with respect to  linearity, distortion, sensitivity to 
component tolerances, etc. 
An experimental version of both the CFB op-amp 
shown in fig. l (a)  and an improved structure with a sim- 
plified transistor diagram as shown in fig. 3 has been de- 
signed and fabricated in an industry standard 2.4pm ana- 
log CMOS process. Both of the test op-amps have been 
designed with minimum channel lengths. In order to in- 
crease the output resistance of the MOS transistors, regu- 
lated cascodes [6] have been used for each of the transistors 
in the circuit. 
The frequency response of the op-amps has been mea- 
sured as the response of a non-inverting current-feedback 
amplifier with a feedback resistance of 5bR (compared to 
an inverting input resistance of about 250R for the simple 
op-amp of fig. l(a)). The measurements are shown in fig. 
4. It is noted that the bandwidth shows a rather small 
variation with gain as one would expect from a current 
feedback amplifier when the feedback resistor is consider- 
ably larger than the inverting input impedance. It is also 
noted that the op-amp with a feedback unity-gain buffer 
input stage shows less bandwidth variation with closed 
loop gain than does the simple CFB op-amp. Finally, 
a slight peaking in the response at  a frequency of about 
4 0 M H z  is noted for the op-amp with a feedback unity- 
gain buffer input stage. This is attributed to the feedback 
loop of the input buffer. 
I v .  O U T P U T  STAGE DESIGN 
The output buffer shown in figs. 1 and 3 is essentially 
a complementary source follower. This means that it pro- 
vides a reasonably low open loop output impedance but a 
-10 
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Frequency ( M H z )  
(a) 
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Fig. 4. Frequency response of experimental CFB opamps. (a) 
Single stage source follower input. (b) Op-amp based unity- 
gain buffer input. 
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Fig. 5. CFB op-amp with a transconductance output stage. 
limited output voltage range. In order to achieve a larger 
output voltage range, a common source output stage is 
required. When using a pure common source stage, the 
output stage is inverting, and to a first approximation it is 
described by a transconductance gmo.  This implies t#hat 
the sign of the current mirror to the transimpedance stage 
has to be changed. The resulting op-amp configuration 
may be described by a CCII- conveyor and a transcon- 
ductance output stage as shown in fig. 5. With the as- 
sumption that the CCII- provides a perfect mirroring of 
i x  to -iz, we find a loop gain of 
From (8) we find the bandwidth BW 
With the simplifying assumptions that R, << Rs and 
R, << RL, we find 
which expresses a constant bandwidth (independent of 
closed loop gain & ) .  
An important problem with this configuration is the 
high output impedance of the output stage which can 
lead to stability problems with capacitive loading. Thus, 
the time constant CL x (RL 11 RF) must be smaller than 
(2rBW)-’ in order to ensure a reasonable phase margin. 
One way of solving this problem would be to introduce an 
output buffer with a small input capacitance. With this 
buffer kept outside the feedback loop, the bandwidth rela- 
tions given above remain valid, but the problem of design- 
ing a non-slew rate limited output buffer with rail to rail 
voltage swing also remains unsolved. Another approach 
would be to use a combination of a source follower output 
stage and a common source output stage [7] with separate 
signal paths to  the output source follower through single 
current mirrors and to the common source output drivers 
through cross-coupled current mirrors. This method re- 
sults in a small output resistance and frequency charac- 
teristics comparable to those found in a conventional CFB 
op-amp. Work is presently in progress with an implemen- 
tation using this approach. 
V. CONCLUSION 
It  has been shown that translations of bipolar current- 
feedback op-amps into CMOS have some weak points in 
terms of inverting input resistance, input error currents, 
and signal range. Circuit solutions are pointed out which 
may provide solutions to the problems. The inverting in- 
put resistance can be lowered by using an input buffer 
with feedback. The error current to the non-inverting in- 
put can be eliminated through the use of an input stage 
with only transistor gates (and protective devices) con- 
nected to the input terminal. The output signal range 
may be expanded through the use of a common source 
output stage. One problem not dealt with is the com- 
mon mode input signal range. In the proposed designs 
this is limited by the limited swing of the source follower 
stages used for the input buffers. An expansion of the 
input signal range would require a re-design of the input 
buffer such that it can accomodate larger signal swings, 
i.e. the incorporation of a common source stage driving 
the inverting input, but this has not been considered in 
the present work. 
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